






























[illegible]

NET NAMING

Internal junctions are named for what they join

Usual, ω Pin's made at that IC pin e.g. $U10A, V10P$

Resistor: 3rd endpoint of a series pair e.g. $R8A12, M$

Resistor: series leg between two IC pins e.g. $R122, D1$

all others are explicit design notes

MAGNETICS CONSTRUCTION

Identify per data/magnetics and Jerns, gpg, Wk, acceptance times from [Name]

D1 L&S LGS 5a T70 50c subunit CATALOG ALST, 1024 x 101 bits = 14 1024b, 1024b @ 120.5A per (ES1)

D6 L&S 6- 3a T70 50c, 1024, 26,400 = 12,100 @ 150A per (Door 11 A44, ES1 required basis 11.8 - min)

Total L = bits = measured after leakage (min COMPOSITE leakage approx). Cr in T&N sections